Advanced Architecture of Analog to Digital Converter Derived from Half Flash ADC

Abstract

AbstractIn all digital systems, data conversion is the main process that is done with the help of an Analog to digital converter. There are many types of ADC’s available for this conversion but among those Flash, ADCs are more advantageous because of their high speed. Flash ADC has a high speed due to the simultaneous conversion. The addition of the comparator delays and the logic delays (logic delays are negligible) gives the conversion speed of flash ADC. So, Flash ADC is one of the most commonly used ADC in high-speed applications. But even though it has high speed its area and power requirement are also more if we consider conventional Flash ADC. To enhance the performance of the Flash ADC the advanced architecture of ADC is proposed using the information of the half Flash ADC in which conversion happens in two steps. For 8-Bit half Flash ADC, the first higher 4-Bits are calculated. And then in the second step remaining 4 -Bits are calculated. Flash ADC also requires a large no of components so it is difficult to use it under any microcontroller. Hence in the proposed work, ADC is designed to reduce the complexity of conventional Flash ADC and to achieve less area and less power consumption. This model is designed based on half Flash ADC only difference is that here Bitwise conversion happens. It uses 2N − 1 operational amplifiers with the elimination of DAC and encoders which makes the circuit suitable for use inside the micro controller. The proposed work explains the design and implementation of 3-Bit Advanced Flash ADC architecture with Error correction.KeywordsAnalog to digital converterAdvanced architectureHalf flash