Achievement of High Flatness of Large Diameter Silicon Wafer in Double-Sided Polishing: Optimization of Polishing Conditions Considering Relative Motion Direction

Abstract

Silicon (Si) wafers are the most commonly used substrates for manufacturing semiconductor devices. The design rule is miniaturized, and the chip size is increasing to improve the degree of the device integration. Then Si wafer is required to be manufactured with the higher flatness and larger diameter to meet above demands. The double-sided polishing is widely adopted as the finishing process of the wafer manufacturing, because the wafers with the good surface quality and flatness can be obtained economically. However, the polishing technology has serious problems: It is very difficult to set the appropriate conditions for stably polishing the Si wafer and wearing the pad to the high flatness. In our previous work, the optimization of the polishing conditions with the theoretical calculation was conducted, however, the calculation did not consider the relative motion direction having large influence on polishing behaviours. In this study, the optimizing method considering the relative motion direction was newly developed, and it was revealed that the calculation results corresponded well with the experimental results. Furthermore, it was found that the time-fluctuation of the wafer flatness was larger in the case of the wafer having taper shape, compared to that having convex shape in the calculation.