ACE: ARIA-CTR Encryption for Low-End Embedded Processors.

Hwajeong Seo,Hyeokdong Kwon,Jaehoon Park,Hyunji Kim

doi:10.3390/s20133788

Hwajeong Seo, Hyeokdong Kwon + Show 2 more

Open Access

https://doi.org/10.3390/s20133788

Copy DOI

Journal: Sensors (Basel, Switzerland)	Publication Date: Jul 6, 2020
Citations: 8	License type: CC BY 4.0

Affiliation: Hansung University

Abstract

In this paper, we present the first optimized implementation of ARIA block cipher on low-end 8-bit Alf and Vegard’s RISC processor (AVR) microcontrollers. To achieve high-speed implementation, primitive operations, including rotation operation, a substitute layer, and a diffusion layer, are carefully optimized for the target low-end embedded processor. The proposed ARIA implementation supports the electronic codebook (ECB) and the counter (CTR) modes of operation. In particular, the CTR mode of operation is further optimized with the pre-computed table of two add-round-key, one substitute layer, and one diffusion layer operations. Finally, the proposed ARIA-CTR implementations on 8-bit AVR microcontrollers achieved 187.1, 216.8, and 246.6 clock cycles per byte for 128-bit, 192-bit, and 256-bit security levels, respectively. Compared with previous reference implementations, the execution timing is improved by 69.8%, 69.6%, and 69.5% for 128-bit, 192-bit, and 256-bit security levels, respectively.

Highlights

Data encryption is a fundamental technology for secure network communication in the Internet of Things (IoT)
The international block cipher standard suggested by the National Institute of Standards and Technology (NIST) is the Advanced Encryption Standard (AES) was first introduced in 1998 [1,2]
We proposed optimized implementations of ARIA–electronic codebook (ECB) and ARIA-CTR on low-end

Summary

Introduction

Data encryption is a fundamental technology for secure network communication in the Internet of Things (IoT). The data encryption operation imposes high overheads for low-end microcontrollers. For this reason, the efficient implementation of data encryption is important to achieve the high availability of IoT services. Many block cipher algorithms have been suggested by cryptography researchers to achieve this goal. The international block cipher standard suggested by the National Institute of Standards and Technology (NIST) is the Advanced Encryption Standard (AES) was first introduced in 1998 [1,2]. AES has a 128-bit block size with three different key lengths, including 128-bit, 192-bit, and 256-bit

Methods

Results

Discussion

Conclusion