Abstract
The performance of a vector processor accessing vectors is strongly dependent on the conflicts produced in the memory subsystem. The concurrent memory access of several vector streams causes inter-conflicts between the references of different vectors. In a complex memory system (several memory modules are mapped in every bus) the number of conflicts increases because the bus must be shared by the vector streams. This paper proposes a method that allows a concurrent access to several vector streams reducing the average memory access time in vector processors with complex memory systems. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
