Abstract
In cryptography, we often require sequences of numbers with unpredictable elements. Such sequences have to pass all known statistical tests for random sequences, e.g. NIST 800-22 test suite, Diehard, TestU01 or UC1. To hamper different attacks, random number generators should be implemented in the same chip as a cryptographic system using random numbers. It forces a designer to create a true random number generator purely digitally. The obtained sequences are biased and do not pass many statistical tests. Therefore an output of the random number generator should be subjected to a transformation called post-processing. In this paper a true random number generator consisted of several uniformly sampled ring oscillators and using hash function SHA-256 as post-processing, is presented. Both components are implemented in a single Field Programmable Gate Array (FPGA). We expect that the proposed solution, implemented in the same FPGA together with a cryptographic system, is more attack-resistant owing to many sources of randomness with significantly different nominal frequencies.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.