Abstract
A trench-isolation technique is applied to submicrometer CMOS technology to increase packing density and to reduce latchup susceptibility. Device structure considerations and fabrication technology will be discussed. Experimental results of device characteristics using LDD-type NMOS and buried-channel-type PMOS will be presented. The technology is also suitable for fabricating bipolar devices on the same chip.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
