Abstract

This paper proposes a topology derivation methodology to achieve small leakage current or zero leakage current for photovoltaic application. The core of the proposed method is a unified topology model and MN principle to show how to derive all possible topologies based on unipolar sinusoidal pulse width modulation (USPWM) and double-frequency USPWM (DFUSPWM). Part II of this paper discusses the topology synthetization method to achieve zero leakage current. Two types of neutral point clamped (NPC) topologies based on USPWM and DFUSPWM are elaborated. Two possible connections for the NPC cell are introduced, and detailed NPC topology derivation procedures are also provided. All existing NPC topologies are derived, and twenty-two new NPC topologies are found based on the new topology derivation methodology for a single-phase, full-bridge, transformerless inverter.

Highlights

  • Photovoltaic (PV) sources have been developed as one of the most promising renewable energy sources, providing clean, reliable, and emission-free energy [1,2]

  • The leakage current can be limited in full-bridge transformerless inverters if the common mode (CM) voltage is zero [9,10]

  • There is still a small leakage current as the CM voltage no longer remains constant under parasitic parameter inflection throughout the whole line-frequency

Read more

Summary

Introduction

Photovoltaic (PV) sources have been developed as one of the most promising renewable energy sources, providing clean, reliable, and emission-free energy [1,2]. Considering the electrical connections between the PV panels and utility grid for transformerless, grid-tied systems [3,4,5], the leakage current generated by the PV parasitic capacitors must be limited in order to meet the safety requirement, such as standards of VDC-AR_N 4015 [6], UL1741 [7], VDE 0126-1-1 [8]. Small and even zero leakage current in transformerless PV inverter systems are a primary priority for designers. The leakage current can be limited in full-bridge transformerless inverters if the common mode (CM) voltage is zero [9,10]. There is still a small leakage current as the CM voltage no longer remains constant under parasitic parameter inflection throughout the whole line-frequency (50 Hz or 60 Hz) period.

Objectives
Results
Conclusion
Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call