Abstract
This paper describes a stable programming pulse generator to reduce not only the pumping-up time under a low power supply voltage condition, but also the power consumption under a high power supply voltage condition. Moreover, the fluctuation of the programming pulse width is controlled within /spl plusmn/0.5% under the condition of a power supply voltage fluctuation of /spl plusmn/20%. As a result, the increase of the programming pulse width under the low voltage condition is eliminated, and the total programming time can be reduced by about 30%. Furthermore, the proposed 10/spl mu/s delay circuit area can be reduced to 42% of the conventional one.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
