Abstract
A novel device architecture is introduced that enables 6kV HBM self-protection in 800V JFET transistors. The proposed solution is realized without any additional processing or masking steps. The physics behind this ESD protection scheme is explained. A side-by-side comparison is done to compare the ESD performance between the new device and the conventional one based on Silicon measurement results.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
