Abstract
A 13b 50MSample/s pipeline ADC with digital self-calibration and IF-sampling frontend, using a 0.35/spl mu/m BiCMOS process, achieves 76.5dB SFDR at 194MHz input. The chip occupies 6mm/sup 2/ and dissipates 715mW from a 2.9V supply.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
