Abstract

Most of existing field programmable gate array (FPGA) based watermarking algorithms have two primary weaknesses, large overhead and robustness. In this work, a robust low-overhead watermarking algorithm is proposed for intellectual property (IP) protection. The ownership is split into orderly small watermarks. The watermark positions are generated by the watermarks. Location mapping is performed to each position to make it not leak in verification. The real content of embedded watermarks is compressed to be one third of the original number. The configuration of small watermark has left lots of space for correcting. So, it can locate the attackers by checking each watermark. The experimental results illustrate a low-overhead on resource and delay. The efficiency and robustness of the proposed scheme are encouraging.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.