Abstract
We present a continuous time analog VLSI CMOS circuit consisting of resistors and transconductors for computing the best-fit line to a set of data points. The circuit can implement standard least-squares linear fitting, as well as a form of linear fitting that is more robust to outliers. We analyze the static and transient response of the chip, and present design criteria given desired constraints on speed and accuracy. Finally, we describe the transistor level design and measurement results from a 50-input prototype fabricated using a 1.2 /spl mu/m n-well process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.