Abstract
In this paper, we propose a novel n-type raised source/drain dopingless tunnel field-effect transistor along with stacked source configuration. Using calibrated TCAD 2-D device simulations, we show that the proposed device has three order reduced ambipolar current due to the raised source/drain regions and improved subthreshold characteristics through the use of stacked source configuration (upper Ge/ lower Si source region) in comparison with conventional DLTFET. The raised upper Ge source layer enables vertical tunneling for excellent dc characteristics in terms of high ION/IOFF ~ 1011 ratio, and 2.5 times steeper average subthreshold swing without any increment in leakage current in contrast to conventional DLTFET. Moreover, the proposed device encapsulates the ingrained advantages of reduced fabrication complexity and high invulnerability towards random dopant fluctuations(RDFs) on account of the dopingless architecture using charge-plasma concept.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.