Abstract
This brief proposes a PVT-tolerant true random number generator (TRNG) based on a ring oscillator (RO) with an odd number of inverter stages. By introducing a Muller C-element in each racing path of the RO, the TRNG successfully eliminated the need of collapse detection circuits. The proposed topology enables a bidirectional controllability in the number of cycles to collapse (CTC) and provides flexibility for the number of random bits per cycle. Implemented TRNG in 40nm CMOS shows intrinsic robustness against PVT variations across a supply range of 0.5V-to-1.4V and a temperature range of −40°C-to-125°C without calibration. It consumes 0.0107 nJ/bit at 0.9V and occupies 305.6 <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\mu {\mathrm{ m}}^{2}$ </tex-math></inline-formula> .
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
