Abstract
SummaryIn this study, a large‐swing, low‐power voltage‐mode driver with independently matched pull‐up and pull‐down impedances is proposed. To achieve large swing and constant impedances during a transition, a P‐over‐N structure is implemented with regulators calibrating the impedances. Two regulators are dedicated to matching the pull‐up and pull‐down impedances by regulating the supply voltages of the driver and predriver, respectively. Because background impedance calibration loops are adopted to track the process, voltage, and temperature (PVT) variations, the proposed driver can operate properly without additional calibration time. To reduce the power consumption of the calibration loops, scaled replicas of the actual driver are used. Moreover, an analysis of design optimization for the proposed driver is presented. The proposed driver was fabricated in 65‐nm CMOS technology and verified at a 5‐Gb/s data rate. Measurement results show that the proposed driver has a voltage swing of 600 mVpp and a horizontal eye opening of 0.5 UI. The prototype chip consumes 6 mW at a 1.0‐V supply. Copyright © 2014 John Wiley & Sons, Ltd.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Circuit Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
