A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces

Abstract

A power and area efficient CMOS clock/data recovery circuit designed for a wide range of applications in high-speed serial data communications is described. It uses an analog phase-locked loop (PLL) to generate the high-speed clocks with an absolute rms jitter of less than 60 ps and a digital PLL which is designed to minimize chip area and power consumption to recover the clock and data signals from the incoming data stream. Fabricated in a 0.8 /spl mu/m single-polysilicon, double-metal CMOS process, the digital PLL only consumes 45 mW at 125 Mb/s from a single 5 V supply, while the analog PLL consumes 92 mW. The chip area is 1.7 mm/sup 2/ for the digital PLL and 0.44 mm/sup 2/ for the analog PLL. It can handle an input data rate up to 280 Mb/s.