Abstract
This paper presents the design and implementation of a performance-optimized LNA circuit targeted for UWB receivers. The systematic design of a CMOS distributed LNA circuit comprising cascode cells is illustrated. Each cascode cell employs an inductor between the common-source and common-gate devices to enhance the bandwidth, while reducing the high-frequency input-referred noise. A three-stage performance optimized LNA has been fabricated in Jazz's sbc18 0.18/spl mu/m SiGe process, while using MOS transistors only. Measurements of the LNA circuit show a 2.9-dB noise figure and a forward gain of 8dB over the 7.5GHz UWB bandwidth. The circuit exhibits an IIP3 of -3.4dBm.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
