Abstract

Fabless semiconductor industry and government agencies have major impact on the security and trustworthiness of the integrated circuits (IC) underlying the sensitive fields and critical applications. Hardware Trojan has arisen more attentions to its detection and prevention methods in the recent years. In order to ensure the reliability and trustworthiness of integrated circuits, we propose a novel test pattern optimization approach based on ring oscillator network, which can select an optimal test pattern sets to maximize the switching activity of the sub-region. An optimal test pattern sets we select using this approach can efficiently activate the hardware Trojan inserted into this sub-region. Meanwhile, we exert these test patterns to circuit under test separately and perform side channel analysis to distinguish the minor difference of dynamic power between the trusted and un-trusted chips. In this paper, we have set up an automatic test platform to carry out side-channel analysis experiment. Experimental results demonstrate that we can easily achieve about 0.8 % Trojan detection resoultion.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.