Abstract
This paper proposes a hybrid method of combining sequential testing with scan testing in circuits with full scan capability. One shortcoming of full scan testing of sequential circuits is the high test application time. The goal of our scheme is to obtain shorter test application times while achieving detection of both the classical stuck-at faults as well as nonclassical faults such as delay faults. An algorithm for test generation in this hybrid scheme is described. Experimental results demonstrating the effectiveness of our approach on ISCAS '89 sequential benchmark circuits are presented. Results for the stuck-at fault model and the transition fault model (which represents a simplified model for delay faults) are presented. Significant reduction in test application time is shown possible.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
