A novel low power flip-flop design using footless scheme

Abstract

A low power true-single-phase clocking flip-flop (FF) design by using FootLess scheme named FLFF design targeting low VDD and low power operations is proposed. It is adapted from a recently presented FF design and achieves circuit simplification by using hybrid logic style. The optimization measure leads to a new design featuring better both power and speed performances. Based on the simulation results, the proposed design outperforms the conventional transmission gate flip-flop (TGFF) by 84% in energy. An 8-bit Johnson-counter consisting of the proposed FF design is developed and implemented. For the target 250 MHz working frequency, the proposed design achieves over 48.3% power saving with 14.6% area reducing.