Abstract
A novel lift-off process for the fabrication of self-aligned gate GaAs MESFETs and InP MISFETs was developed using low-temperature plasma-enhanced chemical vapor deposition (PECVD) silicon nitride films. The gate areas of the GaAs MESFETs and InP MISFETs were defined by silicon nitride lift-off in a substitutional gate process so that the gate electrodes of the field effect transistors were automatically aligned with the source and drain areas. The lift-off of silicon nitride was made possible by characterizing PECVD silicon nitride at low temperatures and performing the silicon nitride deposition at 60°C which was lower than the soft bake temperature of normal photoresist.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.