Abstract
In this paper a novel feature of a nano-scale SOI-MOSFET is presented. The goal of the proposed Si3N4 Layer SOI-MOSFET (SL-SOI) is inserting a Si3N4 layer in the channel region. This layer in the channel region which has different band gap than silicon causes uniform electric field. So, hot carrier effect and gate current are controlled sufficiently. Moreover, Si3N4 layer in the channel is extended in the buried oxide to reduce the lattice temperature, and sub-threshold slope. The proposed structure is simulated with two-dimensional ATLAS simulator and compared with conventional SOI-MOSFET. The results show that the new device has a high performance which expands nano-scale MOSFET applications in high temperature.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.