Abstract
A resistance ratio method for electrical effective channel length and series resistance extraction is developed and verified on an advanced 0.35 μm LDD CMOS technology. This method avoids the gate bias range optimization required in the widely used “shift-and-ratio” (S&R) method, which is usually technology specific, while retaining the single transistor algorithm nature of S&R.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
