Abstract
A new ultralow gate–drain charge (QGD) 4H-SiC trench MOSFET is presented and its mechanism is investigated by simulation. The novel MOSFET features double shielding structures (DS-MOS): one is the grounded split gate (SG), the other is the P+ shielding region (PSR). Both the SG and the PSR reduce the coupling effect between the gate and the drain, and transform the most part of the gate–drain capacitance (CGD) into the gate–source capacitance (CGS) and drain–source capacitance (CDS) in series. Thus the CGD is reduced and the proposed DS-MOS obtains ultralow QGD. Compared with the double-trench MOSFET (DT-MOS) and the conventional trench MOSFET (CT-MOS), the proposed DS-MOS decreases the QGD by 85% and 81%, respectively. Moreover, the figure of merit (FOM), defined as the product of specific on-resistance (Ron, sp) and QGD (Ron, spQGD), is reduced by 84% and 81%, respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
