Abstract

A novel structure named 4H-SiC metal semiconductor field effect transistor with double upper gate and recessed p-buffer (DURP MESFET) is proposed and simulated in this paper. The increase in the saturation drain current and the breakdown voltage, and the decrease in the gate-source capacitance are achieved compared with those of DR MESFET, which are result from the reduction of the depletion region under the gate by the introduction of a double upper gate. The negative influence of the double upper gate on trans-conductance is suppressed by employing a recessed p-buffer. With the optimal size, the height of the upper gate Z = 0.10 μm, the depth and width of the recessed p-buffer of 0.05 μm and 0.35 μm, superior DC and RF characteristics for the proposed structure can be obtained, such as a 22.5% increase in the saturation drain current and a 17.9% increase in the breakdown voltage compared to the DR MESFET. The gate-source capacitance is 0.439 pF/mm compared to 0.573 pF/mm of DR MESFET by reference to simulated results, which would lead to the DURP MESFET has excellent RF performance.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.