Abstract
The standard ESD protection network incorporated onto NMOS integrated circuits is found to turn on partially when subject to valid low voltage waveforms in high frequency applications. We report on a study of this phenomenon, and present a physical model that explains our observations. It is suggested that the underlying mechanism contributes to the excellent defense provided by the protection circuitry in conventional usage against damage from large voltage, fast transients.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
