Abstract
In this paper a new CMOS current-mode multiplier based on squarer circuit is proposed. The dual translinear loop is the basic building block in realization scheme. Supply voltage is 1.8 V. The major advantages of this multiplier are low voltage, high speed, low power, immunity of body effect, high linearity and less dc offset error. The circuit is designed and simulated using HSPICE simulator by level 49 parameters in 0.18µm CMOS technology. The simulation results of analog multiplier demonstrate a THD of 1.24% in 1MHz, a −3dB bandwidth of 31.2MHz and power consumption is less than 207 µW.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
