Abstract
The authors present a new DMA system where the CPU need not be kept inactive during the clock cycles where the direct memory access is performed. The method is especially interesting because it allows simultaneous data processing and transmission and in particular to the signal processing from integrated sensor systems (ISS). The procedure is based on the sharing of the RAM memory by the CPU and the DMA controller, so both of them can read or write in memory during the same clock cycle without conflict. This simple but powerful method is easily compatible with a multimicroprocessor system based on a shared memory structure.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
