Abstract
This work presents a new technique to improve the power efficiency of CMOS current mode analog circuits. Instead of using the first generation (FG) current memory cells as the major building block for CMOS current mode analog circuit design, we propose a new current mirror memory cell (CMMC). We present our argument by detailed analysis and simulation results to back up our claims. Two delay cells are designed using the FG current memory cell and CMMC. Simulation results show that our approach saves 38.46% of power while achieving similar performance compared with the first generation current memory cells.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
