Abstract

The design of a capacitor-ratio-independent algorithmic analog-to-digital converter (ADC) that is inherently insensitive to both capacitor ratio and amplifier offset voltage due to the use of switched-capacitor techniques is described. It can also be realized in a small chip area using p-well CMOS technology. This A/D converter completes n-bit conversion in 2n clock cycles, which is faster than previously reported converters. It is shown that the single-ended-output type of the ADC can achieve a 12-b resolution at a sampling rate of 42 kHz. SPICE simulations have been performed to verify the operation of this A/D converter. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.