A new analytical thermal model for multilevel ULSI interconnects incorporating via effect

Abstract

This paper presents a compact analytical model for estimating the temperature rise of multilevel ULSI interconnects incorporating the via effect. For the first time, an analytical expression is derived for the via correction factor, /spl eta/, which quantifies the effect of via separation on the effective thermal conductivity of ILD (inter-layer dielectrics), k/sub ILD,effective/, with k/sub ILD,effective/=k/sub ILD//k/sub ILD,effective/, where 0</spl eta/<1. Both the temperature profile along the metal lines and average temperature rise of the lines can be easily obtained using this analytical model. The predicted temperature profiles are shown to be in excellent agreement with the 3-D finite element thermal simulation results. The model is then applied to estimate the temperature distribution in multi-level interconnects. Significant difference in temperature distribution and maximum temperature rise is observed between the realistic situation of heat dissipation with vias and the overly simplified case that ignores via effect.