Abstract
This paper shows that path delay fault test generation problem for sequential circuits with balanced structure can be reduced to segment delay fault test generation problem for their combinationally transformed circuits. We also propose a test generation method and a partially enhanced scan design method for path delay fault.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have