Abstract

We present some fundamental aspects on how UV-programmed floating-gate (FGUVMOS) circuits may be simulated using the AIM-Spice or Eldo simulators and the BSIM3v3 model. We introduce ways of implementing FGUVMOS binary logic simpler than previously reported. Reduction in transistor and capacitor count for some simple NAND and NOR gates are from three to two MOSFETs, and four to three capacitors, respectively. We also show some aspects of a reconfigurable two-transistor circuit capable of computing the CARRY' function for a FULL-ADDER using two MOSFETs, which is more than 90 percent reduction in transistor count compared to earlier reported FGUVMOS circuits.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.