Abstract
This paper presents a 32:1 muxing and 1:32 demuxing serializer/deserializer (SerDes) for low-power on-chip networks. The proposed deserializer employs a digital clock and data recovery (CDR) and uses a multiplying delay-locked loop (MDLL) based frequency multiplier to provide a reference clock for the CDR. The proposed SerDes and MDLL, implemented in a 65 nm CMOS process, achieves a measured data rate of 3.52 Gbps while performing 32:1 parallel-to-serial multiplexing and 1:32 serial-to-parallel de-multiplexing conversion. It occupies an active area of 0.19 mm2 and consumes 14 mW of power.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
