Abstract

This paper presents a low power and low noise neural amplifier IC for processing both action potential and local field potential signals in neural implant devices. Based on a capacitive-feedback topology, the core operational transconductance amplifier utilizes a two-stage structure with current buffer achieving wide bandwidth, large output swing, and small area. The proposed neural amplifier is designed using 0.18μm CMOS process and achieves 46 dB gain, a bandwidth of 0.9 Hz-13.8 kHz, and integrated input-referred noise of 5 μV rms in the range of 1 Hz to 10 kHz. The noise efficiency factor of the designed neural amplifier is 2.6 and consumes 2 μΑ of current from a 1.2 V supply with an area of 0.136 mm2.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.