Abstract
This paper describes a 65nm CMOS low-noise WCDMA transmitter including direct quadrature voltage modulator and 25%-duty-cycle LO generator. In comparison with conventional approaches employing Gilbert mixers, the use of a passive voltage mixer, core of the transmitter, significantly improves the output noise and linearity performance. A divider directly generating 25%-duty-cyle LO is presented to drive the passive voltage mixer. Delivering 2dBm WCDMA output power at 2500 MHz, the transmitter achieves −44dBc ACLR at 5 MHz offset and −64dBc ACLR at 10 MHz offset, respectively. The noise floor at 2 dBm output is −163 dBc/Hz at the frequency offset above 40 MHz. The transmitter consumes a total power of 59 mW.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
