Abstract
In this paper, a capacitorless, low power and CMOS compatible L-shaped gate bipolar impact ionization metal-oxide semiconductor (L-BIMOS) one transistor dynamic random access memory (1T DRAM) cell is proposed. The proposed 1T DRAM offers high retention time (RT = ∼1.4 s), sense margin (SM = ∼45 μA μm−1) and read current ratio (∼5 orders of magnitude). The RT and SM are 1.86×, and 300× , respectively higher than the previously reported silicon germanium (SiGe) based BIMOS 1T DRAM. Therefore, the proposed 1T DRAM cell stands out to be power efficient, and provides better integration density that makes it suitable for various emerging computing applications.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.