Abstract
Theory and operation of a novel phase-locked tracking type frequency to Code Converter (fDC) is described in this paper. Ingenious subcircuits have been developed and incorporated around the basic system to achieve speed-up, linearity and stability of conversion. Measurements on a prototype built with a few off-the-shelf TTL ICs confirmed the results of theoretical analysis. With a 10-MHz clock and a speed-up factor of 16, the conversion time is about 0.4 ms plus one period of the input Hertz for 8 bit resolution and about 100 ms plus one period of the input Hertz for 12 bit resolution. Small signal tracking time is only a fraction of the conversion time, the multiplying fraction being equal to the f-m index of the input Hertz. The system is characterized by very high resolution capability (at the cost of speed), high stability and true linearity with no offset error.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
