Abstract
In this brief we introduce a novel lightweight FPGA compatible Physical Unclonable Function (PUF) primitive based on XOR gates. The proposed XOR-PUF is the most compact FPGA-compatible PUF ever presented in the literature, allowing the implementation of four PUF bits in a single Configurable Logic Block (CLB) and providing very good statistical performance. The architecture of the proposed PUF exploits two cross-coupled XOR gates which can be configured to behave as ring oscillators or SRAM cells. A 128-bit weak-PUF block based on the proposed XOR-PUF basic cell has been implemented on Xilinx Spartan-6 and Artix-7 devices and an extensive measurement campaign on 16 FPGA devices for each family has been carried out. Measurement results have shown that the proposed architecture and implementation are able to fit in just 64 Slices (32 CLBs) on both the Spartan-6 and Artix-7 devices without sacrificing statistical performance and guaranteeing a good robustness against supply voltage variations.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
