Abstract
Lightly-doped drain-offset polysilicon thin film transistors (LDO-TFTs) are very attractive as low leakage load elements in CMOS Static Random Access Memory (SRAM) cells. LDO-TFTs with different offset lengths and doses were fabricated and characterized. A model based on the Poole-Frenkel effect and thermionic field emission was developed to account for the leakage mechanism. The model was then applied to determine the sensitivity of the leakage current to process variations. It was found that the two most important factors influencing the leakage current are the net dose in the offset region and the distance between the channel/drain junction and the sidewall oxide.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.