Abstract

A highly linear Gilbert cell squarer is designed using a modified derivative superposition (MDS) technique, which employs a pair of NMOS–PMOS auxiliary transistors in weak inversion and an auxiliary PMOS transistor in moderate inversion. This technique reduces the inherent sensitivity of derivative superposition linearization schemes to bias voltage level. The Volterra series analysis of the squarer is reported to examine the effectiveness of the new technique. Simulation result using TSMC 0.13μm CMOS technology, demonstrates that MDS gives rise to 15dB improvement in IIP2 and 5dB improvement in IIP3 of squarer. Moreover, Bias voltage of squarer can be tolerated within 0.45–0.6V with acceptable IIP2 and IIP3 performances. The new linearization technique is applicable to RF modules in many wireless communications.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call