Abstract
Folded Cascode (FC) Low Noise Amplifier (LNA) is preferred for low voltage and low power RF applications. A FC LNA with gm-boosting technique is reported in the literature. Under low voltage operation, linearity of the LNAs is degraded due to transconductance and drain conductance nonlinearities. To improve the linearity of the LNAs, several techniques namely Harmonic Termination Network, Derivative Superposition, Modified Derivative Superposition (MDS) techniques are reported in the literature. In this paper to achieve high linearity for the gm-boosting FC LNA, MDS technique is incorporated at the Common Source (CS) stage and is proposed. In order to evaluate the efficacy of this approach, the proposed LNA is designed and implemented in UMC 0.18µm MMRF CMOS process for 2.44GHz. From the simulation results, it is found that the proposed LNA achieves a gain (S21) of 14.6dB, Noise Figure (NF) of 2.9dB, Input matching (S11) of −15dB and third order Input Intercept Point (IIP3) of +4.19dBm. The power consumption of LNA is 3.8mW for a supply voltage of 0.6V. The proposed LNA has a higher Figure of Merit (FoM) than that of other Cascode LNAs reported in the literature.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.