Abstract
This paper reports the successful design and implementation of a high voltage ADSL line driver in a conventional submicron CMOS process. The line driver features a total area of 0.2 mm/sup 2/, an output impedance of 0.09 /spl Omega/ and a bandwidth of 3.4 MHz. It can be integrated into a short loop Subscriber Line Interface Circuit (SLIC), supporting ADSL Full Rate applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
