Abstract
This paper presents the high voltage building blocks of a Subscriber Line Interface Circuit (SLIC), designed for short loop applications. The circuits are implemented in a 5 V 0.8 /spl mu/m BiCMOS process using high voltage extended-drain MOS transistors, fully compatible with the low voltage technology. According to the short loop requirements, this SLIC is designed to operate with a 30 V power supply and have 30 mA loop driving capability With less than 1 mm/sup 2/ area and 70 mW idle power, this circuit can be easily integrated with high-density low-voltage circuits to implement a single chip SLIC.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
