Abstract
This paper presents a high-performance low cost sum of absolute difference (SAD) architecture for motion estimation, which consumes a lot of computation and resource in video coding. Unlike many hardware implementations based on complement adders, this paper features the comparison of unsigned numbers to generate partial results of SAD and determine minimum SAD. Furthermore, the compression array unit is implemented by 4-2 compressor. This general-purpose architecture is implemented with a 2-stage pipeline and it is suitable for block-based video compression standards, such as MPEG-4, H.263 and H.264/AVC. Performance analysis shows that compared with other SAD architectures, the proposed architecture reduces 15.3%-22.9% area at almost no cost of latency.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
