Abstract
A dc-80 GHz compact distributed amplifier (DA) with 15-dB small signal gain is developed in 40-nm CMOS digital process. The circuit architecture is based on the conventional DA (CDA) with gain cell of cascaded single-stage DA (CSSDA). In order to minimize the chip size, the artificial transmission-line sections of DA are implemented with microstrip-line instead of coplanar-waveguide (CPW), and the inter-digital capacitors are optimized for broadband response. This circuit performs 450-GHz gain-bandwidth (GBW) product under 90-mW dc-power and only occupies a compact chip size of 0.31 mm 2 including the pads. To the authors' knowledge, this circuit performs highest ratio of GBW product to the chip size (GHz/mm 2 ) with small dc-power in the CMOS process.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
