Abstract
This paper presents a curvature compensated voltage reference (VR), which is based on lateral PNP bipolar junction transistor (BJT). The proposed VR is fabricated in 0.18 μm CMOS process. The circuit consists of two first-order current-mode band gap references (BGR) and a subtraction circuit. Temperature characteristics of lateral PNP BJT is utilized for temperature curvature compensation. Moreover, in order to reduce the errors introduced by the conventional subtraction circuit, an improved subtraction circuit is proposed for improving performance of curvature compensation. Test results of prototype chips show the proposed VR has an average 2.36 ppm/° C within temperature range of −40 ° C to 120 °C. Power supply rejection ratio (PSRR) of the proposed VR achieves 69.5 dB at 100 Hz.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: AEU - International Journal of Electronics and Communications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
