Abstract
A design concept is presented for a set of semicustom integrated circuits which will interface a master or slave module to a FASTBUS segment. These devices will perform master arbitration, address recognition, handshaking, data pipe-lining and many other standard FASTBUS protocol tasks. Gate arrays are used to implement designs which would require one hundred or more normal integrated circuits, thus greatly reducing the area of a FASTBUS printed circuit board needed for the interface.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
