Abstract
A design concept is presented for a set of semicustom integrated circuits which will interface a master or slave module to a FASTBUS segment. These devices will perform master arbitration, address recognition, handshaking, data pipe-lining and many other standard FASTBUS protocol tasks. Gate arrays are used to implement designs which would require one hundred or more normal integrated circuits, thus greatly reducing the area of a FASTBUS printed circuit board needed for the interface.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
