Abstract
Abstract A novel full on-chip low dropout linear regulator is presented in this paper. This LDO is designed with single ended OTA for better gain which in order improves load regulation. A self-biased comparator is used to detect the change in regulated voltage and increase slew rate at output of error amplifier. A frequency compensation scheme is used which maintains LDO stable over entire load current range i.e. 0-100 mA. The load regulation of the LDO is 0.68 μv/mA. The overshoot/ undershoots in the output voltage under the extreme load transients are 120 mV/165 mV respectively. The settling time is only 750nS. The LDO presented requires a bias current of 50 μA and 200 mV dropout voltage and is designed with UMC 130mmrf technology. The LDO presented is useful analog application such as baseband of receiver where high load regulation is necessary for robust application.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
