Abstract
This paper provides a SiGe optical receiver using new high performance differential active Miller capacitor (DAMC) circuits to replace off-chip capacitors. The fully integrated design can avoid off-chip noise interference. The 4.25 Gbit/s optical receiver was realized in a commercial 0.35 µm SiGe BiCMOS process. The measured results of the receiver demonstrate a differential output swing of 530 mV with 50 Ω output loads, a crossing percentage of 51.6%, a peak-to-peak jitter (jitterp–p) of 23.9 ps, and an input sensitivity of -13.8 dBm, respectively, at a bit error rate (BER) of 10-12 with a 231-1 pseudo random binary sequences (PRBS) test pattern. The total circuit dissipates 105.6 mW under a 3.3 V supply, and the chip size is 945 ×980 µm2.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.